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As CMOS technology scales down, process variation 
introduces significant uncertainty in power and performance 
to VLSI circuits and significantly affects their reliability. 
Although Static-Timing Analysis (STA) remains an excellent 
tool, current trends in process scaling have imposed 
significant difficulties to STA. As one of the promising 
solutions, Statistical static timing analysis (SSTA) has 
become the frontier research topic in recent years in 
combating such variation effects. This poster will be focusing 
on two aspects of SSTA and its applications in VLSI designs: 
(1) Statistical timing modeling and analysis; and (2) 
Architectural implementations of the atomic operations (max 
and add) using Vector Thread programming Model. 
Experimental results have shown that our approach can 
provide 282 times speedup when compared to a conventional 
CPU implementation.  
Introduction 
Statistical Static Timing Analysis Method 
Motivation 
At Nanoscale:  Predictability  (Chip Variability)-1 
VT Programming Model 
The next generation MOSFETs are atomic 
scale devices 
Impact of Process Variation 
SSTA results using tightness probability 
Statistical Static-Timing Analysis 
Deterministic vs. Statistical STA 
Concluding Remarks 
 In this paper, we have presented the implementation of 
tightness probability based SSTA on Vector Thread Architecture as 
well as a GPU GeForce 8800 GTX architecture. Our implementation 
computes multiple timing analysis evaluations for a single gate in 
parallel. Threads which execute in parallel do not have data or 
control dependencies on each other. All threads execute identical 
instructions, but on different data. Our results indicate that our 
approach can provide 282 times speedup when compared to a 
conventional CPU implementation.   
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b14 276 299 9496 4.734 4.201 1303.63 275.394x 310.314x 
b15_1 483 518 13781 6.952 6.521 1891.884 272.116 290.121x 
b17 1450 1511 41174 20.736 19.311 5652.45 272.589x 292.706x 
b18 3305 3293 6599 6.326 5.977 905.924 143.197 151.568x 
b21 521 512 20977 10.311 10.101 2879.765 279.298x 285.097x 
b22_1 734 725 25253 12.519 12.210 3466.783 276.913x 283.929x 
s832 23 24 587 0.298 0.248 80.585 270.376x 324.939x 
C1908 33 25 902 0.446 0.393 123.828 277.46x 315.083x 
C2670 233 140 1411 0.797 0.689 193.705 242.906x 281.139x 
C3540 50 22 1755 0.842 0.803 240.93 286.1x 300.037x 
C432 36 7 317 0.155 0.139 43.518 280.605x 313.079x 
C499 41 32 675 0.347 0.317 92.665 267x 292.318x 
C5315 178 123 2867 1.461 1.379 393.588 269.323x 285.415x 
C6288 32 32 2494 1.197 1.139 342.381 285.927x 300.597x 
C7552 207 108 3835 1.899 1.810 526.477 277.214x 290.871x 
C880 60 26 486 0.253 0.224 66.719 263.923x 297.852x 
Avg             258.994x 282.1352x 
View from the “Top” – Circuits & Systems 
• SSTA Problem formulation 
In this section, we will formally define the problem to be solved. 
 
SSTA PROBLEM FORMULATION 
There are two main challenges in SSTA.  
The Topological Correlation which emerges from reconvergent paths, these are the 
ones which originate from a common node and then converge again at another node 
(reconvergent node). The second challenge is the Spatial Correlation. It arises due to 
device proximity on the die and gives raise to the problems of modeling delay and 
arrival time so that correlations are included, as well as preserving and propagating 
these correlations.  
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